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Toward an optimal foundation
architecture for optoelectronic computing.
Part II. Physical construction and application platforms
Haldun M. Ozaktas
Various issues pertaining to the physical construction of systems that are based on regularly intercon-
nected device planes, such as heat removal and extensibility of the optical interconnections for larger
systems, are discussed. Regularly interconnected device planes constitute a foundation architecture
that is reasonably close to the best possible as defined by physical limitations. Three application
platforms based on the foundation architecture described are offered. © 1997 Optical Society of America
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In Ref. 1 ~Part I of two; see pages 5682–5696, in this
issue! the tree of possibilities for optoelectronic com-
puting architectures was examined systematically and
arguments that allow us to prune suboptimal branches
of this tree were offered, and the conclusion was
reached that electronic circuit planes interconnected
optically according to regular connection patterns rep-
resent a choice that is reasonably close to the best
possible, as defined by physical limitations. Thus, it
was proposed that this foundation architecture should
provide a basis for future research and development in
this area. In this paper I discuss some aspects of its
physical construction and also some of its applications.
Regularly interconnected device planes may be de-
picted schematically as shown in Fig. 1. They con-
sist of electronic circuit planes, with optical input and
output, interconnected to each other in regular con-
nection patterns that have efficient optical imple-
mentations. The reader is assumed to have read
Part 1, in which fundamental aspects of such systems
are discussed.
2. Physical Construction
In this section we discuss some of the more physical
aspects of the architecture that was advocated in Ref.
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© 1997 Optical Society of America1. First, we must note that the way we have drawn
multiple device-plane architectures ~Fig. 1! in Ref. 1
is misleading, since this is not necessarily or prefer-
ably the way they would actually be constructed.
Rather, a number of considerations indicate that it is
actually best to employ device planes whose optical
inputs and outputs all face in the same direction and
to array the device planes side by side on the same
geometrical plane. For one thing, it is actually more
convenient from the perspective of device technolo-
gies such as those described in Refs. 2 and 3 to have
device planes whose sources–modulators and detec-
tors look in the same direction and operate in reflec-
tion mode. In the configuration depicted in the
upper part of Fig. 2, where the several consecutive
device planes are arrayed side by side on a single
geometrical plane, interconnections are established
by a reflective optical system lying on one side—say
the top side—of the device planes. The bottom side
of this plane is reserved for heat-removal purposes.
Overall, this configuration permits the attainment of
the smallest possible system size as defined by heat
removal and interconnection density considerations,
while simplifying design by separating the intercon-
nections and the heat-removal paths. In addition,
there might be additional engineering advantages
that we have not considered that result from keeping
all active devices in a single plane. ~In fact, now it
becomes possible to integrate some of or all the sev-
eral adjacent device planes on the same wafer if de-
sired.!
Any of the other more obvious ways of configuring
the consecutive planes we can think of result in sub-
optimal system sizes. One example is shown in the
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lower part of Fig. 2, where we can see several consec-
utive planes situated in actual succession, with heat
removal taking place from the bottom. ~Since we do
not have full surface contact between the devices and
the convective heat sink, the conductive resistance
constitutes a bottleneck, limiting severely the
amount of heat we can remove.!
The direction of flow of the coolant fluid is also
critical. Flow along the surface of the device planes
would be suboptimal, whereas flow in a direction per-
pendicular to the device planes allows the smallest
possible system size to be attained ~Fig. 3!. Because
interlacing optical and fluid-flow paths can be com-
plicated, this is best achieved by use of one side of the
device planes for optical interconnections and the
other side for heat removal, as shown in the upper
part of Fig. 2. Although the folded coolant path
shown in the lower part of Fig. 3 may be construc-
tionally less straightforward than that shown in the
upper part of the same figure, this approach results
in better scaling behavior as we go to larger and
larger arrays.4
My comments on the physical implementation of
the optical interconnections are brief, since the vari-
ous issues and options are well known. ~For in-
stance, see Refs. 5–15 and the references therein.! A
well-studied option that is also consistent with our
general assumptions is the use of microfacets directly
above the light sources–modulators and detectors
Fig. 1. Regularly interconnected device planes.
Fig. 2. Arraying device planes for heat removal.
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~for instance, as shown in Fig. 4 and as described in
Refs. 6, 12, 13, and 16!. Because only a regular pat-
tern of interconnections is to be implemented, the
optical apertures interconnecting each stage to the
next must be divided into only a small number of
subapertures so that the size of a single stage, as
imposed by interconnection density, will be nearly
equal to the smallest size that is physically possible:
}N1y2 ~this is the size of the lateral extent of a single
stage as well as the distance of the reflective optics
from the device planes!. Planar free-space packag-
ing approaches that fix the distance of the reflective
optics from the device planes to a much smaller value
would not permit the desired connections to be im-
plemented in a system of size }N1y2 since the inter-
connection capabilities of such systems are
essentially similar to two-dimensional systems.13
The resulting system is depicted in Fig. 5. The
devices are partitioned into several stages, which are
interconnected to each other with regular connection
patterns. Alternatively, we might choose to use the
more simple single-stage system shown in Fig. 6 by
incurring a moderate increase in the total time of
computation, as discussed in Ref. 1.
One of several general issues and problems that
might be treated with respect to a particular appli-
cation is the problem of adjusting the optical pixel
density with respect to the electronic circuit density.
Fig. 3. Alternative directions of heat flow.
Fig. 4. Schematic depiction of a single-facet space-invariant ar-
chitecture.
This problem is essentially the same as that treated
in Refs. 17–19, so that one can arrive at specific con-
clusions for a particular situation by modifying the
treatment in these references. One result emerging
from the simulations reported in Ref. 18 that we
might note is that it is often more efficient to cluster
the electronic circuits into islands rather than
spreading them out uniformly over the plane of de-
vices. This clustering decreases the electronic
power dissipation, reducing the overall system size.
The device-plane concept may be generalized to
allow for multilayer structures, be they multilayer
wiring substrates or multiple-active-plane technolo-
gies.20 Optical input–output devices would be
mounted on the outermost layers. The resulting
compound device planes would be able to provide
more silicon circuitry per optical pixel, should that
prove desirable.
Many things considered, both physical and techno-
logical, it is hard to think of any other architecture in
which almost everything fits in place so harmoni-
ously and in which the various constraints are bal-
anced and physical optimums are closely achieved.
In fact, there was no a priori reason to expect the
existence of an option that is as satisfactory as the
one discussed. In Ref. 21, Miller sets out the re-
quirements that an optical switch to be used in a
Fig. 5. Foundation architecture ~multistage version!.
Fig. 6. Foundation architecture ~single-stage version!.large-scale digital system would need to satisfy. He
then argues that, whereas most proposed devices fail
in this respect, there do exist devices ~self-electro-
optic-effect devices! that indeed meet these require-
ments. I believe that the use of these devices,
together with the foundation architecture discussed
in this study, can provide a path for success in opto-
electronic computing systems.
3. Future Research Directions
A. Limits to Scaling
Figure 5 depicts the general physical architecture
that is suggested as a foundation for optoelectronic
system development. We arrived at this architec-
ture through arguments involving how things scale
with increasing numbers of elements, claiming that it
is optimal in many respects.
The heat sink should pose no problems. The anal-
ysis of Ref. 4 is valid for systems at least as large as
1 m, and in any event it is quite evident that there is
no physical barrier against removing constant power
per area. Although the construction of the heat sink
would probably not be altogether trivial, it does not
seem that it would require any technological break-
through.
Scaling of the device planes ~the smart pixels! is
limited by the decrease in yield and the difficulty of
maintaining uniformity for larger planes. However,
it seems that we can surmount both of these limita-
tions by tiling ~patching! together individually tested
chips or wafers.
What is less evident is whether the optical system
can also be scaled to large dimensions. Most optical
systems are limited by the space–bandwidth product
of the optical elements used. Although it has been
shown that there is no fundamental upper limit for
the space–bandwidth product of spherical lenses,22 it
may still not be possible to manufacture lenses of
large size while maintaining the necessary unifor-
mity and quality. In that case, it will be necessary to
devise ways to patch together optical elements of a
given size to create systems of ever-larger sizes. Let
us note that it is necessary for the devised system to
provide the global pattern of connections over the full
effective aperture interconnecting each stage to the
next and not merely over the constituent element
apertures ~as the latter would correspond to mere
replication of the single-element system!.
The objective may be summarized as follows:
Array optical elements of constant size to design a
scalable optomechanical platform that can provide a
regular connection pattern among an array of N1y2 3
N1y2 points lying on a plane, such that the overall
system can be housed in a box whose dimensions are
}N1y2 and the constant of proportionality is not much
greater than the order of unity. Choose the number
of surfaces each light beam must pass through to
grow as slowly as possible to limit excess attenuation;
#log N would be a reasonable rate of growth.
Given that there seem to be no fundamental bar-
riers involved, we believe that among the many ways
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such a system can be constructed, at least one design
that is also acceptable from a manufacturing and
packaging viewpoint will be found. ~A study of the
capacity of single- and multiple-aperture lens sys-
tems that might be relevant for the above discussion
is given in Refs. 8 and 23.!
B. Characterization of System-Level Trade-Offs
Let us also mention briefly a number of different
trade-offs that arise in the types of systems proposed.
If greater numbers of optical channels and pixels can-
not be realized because the limitations on scaling
cannot be overcome efficiently, one might consider
the option of trading speed for numbers of pixels.
The speed of the devices involved may be much larger
than that needed for certain purposes, such as par-
allel pipelined video processing, for which the num-
ber of pixels available with current technology is not
sufficient. Multiplexing several image pixels
through a single optical pixel may permit a beneficial
trade-off to be realized.
The number of optical pixels that can be fitted onto
a chip, as well as the number of optical beams that
can be handled with aberrations small enough to
meet the requirements of digital systems, both cur-
rently seem to be limited to approximately 100 3 100.
On the other hand, typical images that one would like
to work with might be 1000 3 1000. One option is to
multiplex local groups of image pixels through a sin-
gle optical pixel. If a video image at 100 framesys
has 10 bitsypixel, we would have to deal with 105
bitsys per optical pixel, which is quite manageable
and still leaves room for the possibility of iterative
processing.
Of course, the silicon beneath the optical pixel will
have to latch, store, and process 100 image pixels’
worth of information in conjunction with neighboring
pixels. Channeling the information associated with
several image pixels through a single optical pixel
will also introduce constraints on the types of global
connection patterns possible, an issue that has to be
considered and analyzed explicitly for a given situa-
tion.
A final trade-off that we barely mention is that
between globality and speed. Most global opera-
tions can be broken down ~or factored! into a succes-
sion of local operations. The cumulative effect of
consecutive local operations can allow the necessary
global transfer of information to take place. An ex-
ample is the use of small generating kernels for per-
forming convolutions with large kernels ~Ref. 24, p.
253!. In this technique, a convolution kernel is fac-
tored into a large number of kernels, each of which is
of small extent. This in effect allows us to eliminate
the need for global connections but requires a greater
number of time steps for completion of the operation.
This is similar to the use of a locally connected com-
puter network to simulate a globally connected one by
routing of the information in several hops. Thus an
operation requiring global information flow may ei-
ther be implemented with physical interconnections
matching the global connection pattern demanded by
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mented with physical interconnections exhibiting a
lesser degree of globality. The latter case will re-
quire a greater number of steps or iterations and also
perhaps a significantly greater capacity per physical
channel ~since many global communication paths
may have to share the same local interconnection
channels!. The trade-offs here are similar to those
analyzed in Ref. 25. In conclusion, if our devices are
sufficiently fast, we may be able to give up some of the
benefit of their speed to relax the demand for full
globality of connections, which in turn will permit an
increase in parallelism through hardware replica-
tion.
4. Application Platforms Based on Regularly
Interconnected Device Planes
Recently there has been significant progress in
making so-called smart pixels—two-dimensional
arrays of electronic processing units, each with optical
inputs and outputs.2,3,26–34 Such smart pixels—or
device planes, as we have preferred to refer to them—
have the potential to capitalize on the advanced state
of certain electronics technologies, together with the
advantages of optics as an interconnection medium.
One significant challenge with such electronic arrays
is to devise concepts and architectures that provide a
platform for realizing this potential.
The regularly interconnected device-plane archi-
tecture advocated in this work is a foundation archi-
tecture on which to build platforms on which, in turn,
more specific applications can be implemented. The
general features of the regularly interconnected
device-plane architecture were determined by purely
physical considerations. The more specific features
of an evolved platform must be determined by the
class of applications one wishes to implement. An
analogy with programming languages may be useful.
The regularly interconnected device-plane architec-
ture is in some ways analogous to a low-level pro-
gramming language, such as machine language. It
is not a very efficient process for one to design a
system for a particular application by starting di-
rectly from the bare, regularly interconnected device-
plane concept, much as it is inefficient to write an
application directly in machine language. The plat-
forms described below may be likened to high-level
programming languages, with which it is much more
efficient to implement a desired application.
Although all programming languages are equiva-
lent in a general sense, they are not equally efficient
for a given purpose. The choice of a suitable plat-
form, much like the choice of a suitable programming
language, depends on the type of application that is to
be implemented. New classes of applications might
require the development of new platforms. Basing
such platforms on regularly interconnected device
planes will assure us that they exhibit desirable or
optimal characteristics from a physical point of view.
Perhaps one of the most successful platforms in
information processing is that based on the micropro-
cessor. The importance of the microprocessor con-
cept stems from its having provided a platform on
which computer technology could develop in the way
it has. The ingredients of the microprocessor para-
digm are the stored-program concept, VLSI technol-
ogy, and some secondary ideas, such as the data-path
concept, etc. Similar ~although not necessarily di-
rectly analogous! ingredients must be put together if
we wish to come forward with a new platform with
comparable impact.
Some general paradigms on which alternative
platforms may be based already exist, such as cel-
lular automata, connectionist systems, etc. Unfor-
tunately, these are not sufficiently well developed.
For instance, the techniques for only the lowest
levels of abstraction are developed for cellular au-
tomata; no one has a high-level programming lan-
guage that they can compile into some kind of
assembly language that will run on some kind of
cellular-automata hardware ~which consists of sev-
eral levels of abstraction down to the level of a
single cell!. The state of development of tech-
niques for doing things with cellular automata is
comparable with low-level logic in mainstream dig-
ital systems, such as shift registers, etc., and is far
below the level of a microprocessor. ~It has been
shown how to simulate conventional logic opera-
tions in cellular automata, so that one can, in prin-
ciple, do anything with a cellular automaton that
one can do with conventional logic. However, this
is a meaningless approach if the cellular automata
is implemented by use of logic gates in the first
place or simulated on a workstation. But things
may change if cellular automata are implemented
by virtue of some atomic-scale physical phenomena,
etc.!
Regularly interconnected optoelectronic device
planes correspond to the electronic integration tech-
nology that made the microprocessor possible. In
the three subsequent sections, I try to provide the
remaining ingredients for three platforms whose
main characteristic is that they take as their starting
point the capabilities of optics as manifested in our
foundation architecture rather than some abstract
computational paradigm or platform that was origi-
nally developed for electronics. They allow common
application areas to be mapped directly onto the
physical architecture we have argued is optimal.
We do not claim that these are the only or the best
application platforms and do not exclude other pos-
sibilities. For instance, database processing is one
such application area that could be added to those
below.35–37
A. Digital Fourier Optics
The first platform or class of systems that is based
on regularly interconnected device planes that we
discuss may be referred to as digital Fourier optical
systems. These are digital equivalents of analog
Fourier optical systems, in which numbers are rep-
resented by digital bit streams. The basic archi-
tectural concepts of analog Fourier optics permit
the specification of a platform enabling the con-struction of a broad range of interesting digital
signal-processing systems. It is important to em-
phasize that we do not propose merely to insert
smart-pixel arrays in existing Fourier optical sys-
tems. Rather, we propose a generic architecture
with which the digital optical equivalent of essen-
tially any analog Fourier optical system can be re-
alized. More precisely, in Ref. 38 my colleague and
I showed that the digital optical equivalent of any
analog optical system consisting of lenses, complex
spatial filters, holograms, masks, spatial light mod-
ulators, etc., can be constructed with properly cho-
sen ~or programmed! smart-pixel arrays
interconnected in succession with fixed and regular
connection patterns ~Fig. 7!.
Analog Fourier optical processing systems can per-
form important classes of signal-processing opera-
tions in parallel but suffer from limited accuracy.
The digital optical equivalents of such systems share
many features of the analog systems while permit-
ting greater accuracy. There are many possible ap-
plications for such systems, as well as many
alternative technologies for constructing them; in
Ref. 38 we discussed the potential of free-space inter-
connected active-device-plane-based optoelectronic
architectures as a digital signal-processing environ-
ment. Implementation of the active-device planes
through hybridization of optoelectronic components
with silicon electronics should permit the realization
of systems whose performance exceeds that of purely
electronic systems. A number of comparisons with
state-of-the-art digital signal-processing chips indeed
shows that digital Fourier optical systems can offer
significant reduction of the overall time of computa-
tion.38
The major disadvantage of these systems is that,
with current smart-pixel technology, the number of
optical channels may be limited to approximately a
thousand. Thus, they would be beneficial for appli-
cations in which amplitude accuracy is important,
but limited resolution is sufficient. However, with
the introduction of scaling schemes such as those
suggested in Subsection 3.A, this restriction would be
removed.
Fig. 7. Digital Fourier optics system.
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B. Two-Dimensional Data-Flow Architectures
Our second proposal is what we call a two-dimensional
data-flow architecture for a programmable image-
processing machine.39 Most image-processing appli-
cations involve a series of consecutive operations to be
performed on an image. These operations may in-
volve global flows of information throughout the extent
of the image. ~Operations involving only local flows of
information can probably be implemented more effi-
ciently electronically.! The operations to be per-
formed on various parts of the image can be made
parallel to a significant extent. For these reasons, the
operations to be performed map nicely onto a multi-
stage architecture, which we have argued is attractive
from the hardware point of view as well. By the term
programmable we mean that the system can be used to
realize a large class of image-processing operations
with adjustable parameters.
One does not design a microprocessor by the spec-
ification of its logical function and then use of a stan-
dard procedure to find the optimum circuit. The
task is too difficult for such a one-step procedure. A
successful approach is to employ a linear data path
along which the words flow and are operated on in the
process. This approach not only enables the desired
functionality to be designed in a systematic way but
also leads to an area-efficient implementation, well
matched to the limitations of planar integration.
Three-dimensional integration technologies may
inspire similar architectures. For instance, let us
consider a three-dimensional integration technology
that consists of a stack of several integrated circuit
chips that have been connected in the third dimen-
sion by an array of vias. One way of using this tech-
nology would be simply to lay out on it a logic circuit
designed in any conventional manner. A more effi-
cient approach might be to use this technology to
house a two-dimensional data-flow architecture, with
the data flowing in the third dimension perpendicular
to the active-device planes.
The two-dimensional data-flow architecture em-
ploying optical interconnections would provide vastly
greater flexibility by permitting global connections.
Depending on the application ~logic, image process-
ing, matrix algebra, etc.!, we might select several
functions by appropriately setting control lines, much
as we can select between functions such as ADD, SHIFT,
etc., in a microprocessor. Furthermore, several op-
erations may be performed in pipeline fashion as the
input propagates through several stages ~Fig. 8!.
Thus the two-dimensional data-flow architecture is
essentially a platform for parallel and pipelined pro-
cessing of two-dimensional data streams.
In such a system we must exploit the potential for
parallelism and pipelining by mapping the desired
operations and data properly on the architecture.
As an example, let us consider an object-recognition
system. Various consecutive image-processing op-
erations must be performed on the raw image.
These might be preprocessing, edge detection, edge
thinning, edge thresholding, segmentation, feature
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each operation to one or more device planes, depend-
ing on the amount of silicon needed for each as dic-
tated by their relative complexity. By allocating
more silicon for those operations that take more time,
we can balance the workload through the pipeline.
The preprocessing and edge operations require local
communication only, so that optical interconnections
are not necessary between the initial stages. The
latter set of operations ~feature extraction, classifica-
tion! may require global connections, which can be
provided optically. ~Since it is beneficial to use op-
tics between some stages, we might use it to provide
the local connections between the initial stages as
well, depending on whether this simplifies construc-
tion.! Notice that, in this example, the problem of
parallelizing and pipelining the task is fairly
straightforward because of the nature of the opera-
tions and the data. The problem of mapping the
operations and data onto the physical architecture
might be more challenging in other applications.
One of the most important aspects of this approach
is its programmability. The several stages may
each be designed to provide a certain set of operations
with several free parameters, corresponding to the
instruction set of a specialized high-level program-
ming language, that can be used to realize a rela-
tively general class of image-processing algorithms.
This process would lead to the design of an advanced
image coprocessor. ~Of course, there is no reason
why this general approach could not be used for other
applications, such as a matrix processor or even a
three-dimensional general purpose microprocessor.!
In conclusion, we see this type of platform as a
candidate for similar success as the microprocessor.
The strength of this concept lies in the excellent map-
ping of computational requirements onto a physically
convenient architecture. Other work on optoelec-
tronic architectures with image-processing applica-
tions include Ref. 41.
C. General Purpose Parallel Computers
From the earliest days of work on optical intercon-
nections it has been suggested that free-space optics
may permit the construction of global computer in-
terconnection networks. Our discussion implies
that, among the various alternatives suggested, we
should choose those based on regularly connected
processor arrays rather than random-access models
that require arbitrary dynamic connections. Al-
Fig. 8. Two-dimensional data-flow architecture.
though many variations are possible, for clarity let us
consider a single device plane that has been parti-
tioned into some number of processors, such that
each processor has two optical inputs and outputs.
We may assume, for instance, that this array of pro-
cessors is connected to itself according to a perfect-
shuffle pattern ~Fig. 9!. ~An immediate extension is
to have several planes in cascade. Then the system
exhibits the potential for both parallelism and pipe-
lining.! The device plane may be a silicon wafer or
large chip, or perhaps some kind of multichip assem-
bly, furnished with optoelectronic input–output de-
vices.
The use of a regular connection pattern such as the
perfect shuffle might seem restrictive since each pro-
cessor has a limited choice as to which other proces-
sors it can send information. However, for this type
of architecture algorithms are developed such that
the routing of information is interspersed with the
processing more uniformly than in a case in which an
arbitrary pattern of connections is available. Gen-
erally speaking, two planes of processors connected to
each other with a regular connection pattern, a single
plane of processors connected among themselves ac-
cording to a regular pattern, or a multistage system
in which each stage is connected to the next with a
regular pattern can simulate a set of processors that
are connected among themselves with a dynamic per-
mutation network, with at most a log N slowdown in
terms of the number of time steps. Since the in-
crease in the number of time steps will be more than
compensated by the reduction in the duration of a
time step afforded by a regularly connected system,
the overall performance will be superior for the case
under consideration. As we have previously argued
in a more general context, the intermediate stages of
a multistage permutation network would require ac-
tive devices anyway for the purpose of dynamic re-
configurability, signal regeneration, or both. Thus,
Fig. 9. General purpose parallel computer architecture. The
nodes on the right-hand side represent the same eight processors
as do the nodes on the left-hand side.it makes sense to consider systems in which the pro-
cessing power is distributed throughout the stages
because this will permit more efficient use of the
silicon in the many active-device planes.
Considerable effort has already been spent and
more will be on the development of algorithms for
such parallel-computing models. Thus combination
of this effort with the technology under consideration
may result in the realization of a powerful, optically
interconnected multiprocessor computer. It might
consist of a large number ~;1000! of processors on a
large wafer or a multichip module. Faulty proces-
sors can be eliminated by individual testing prior to
mounting or bypassed either by appropriate adjust-
ment of the optical interconnection network ~a redun-
dant network should enable routing around faulty
processors! or, preferably, adjustment at the software
level. The optimal grain size of the processors can
be determined from the results or by use of the meth-
ods from several studies that have already addressed
this problem.18,19
D. Photonic Switching Fabrics
Another platform based on the regularly intercon-
nected device-plane concept is that permitting the re-
alization of multistage interconnection networks for
telecommunications switching applications. Since
this class of systems has been treated extensively else-
where,42 we do not discuss it here.
5. Discussion
It is my opinion that advanced smart-pixel technol-
ogy such as that described in Refs. 2 and 3, combined
with the physical foundation architecture described
in this paper ~either in its bare form or as developed
on the basis of ideas similar to those discussed in
Section 4!, constitutes a promising platform that can
be turned over to circuit, system, and computer de-
signers for further development.
If a particular institution specializing in optoelec-
tronic devices, systems, and packaging can make
available a platform of the nature described above on
which individuals or small groups can design systems
for applications of their choosing, one of the impor-
tant conditions for takeoff will have been satisfied.
The optimality of the foundation architecture should
assure such users that the end product will be one
that provides more or less the best one can hope for.
In other words, system designers are told just to de-
sign and optimize the algorithms and VLSI circuits
and not to worry about the optics, since use of the
foundation architecture described in this research
gives us reason to believe that we should be doing
fairly well in this respect.
At this point, we believe it makes sense to provide
the platform with the optics all manufactured in the
form of fixed interconnections, perhaps with a choice
among different optical-pixel to silicon-circuit ratios,
and to let customers design the VLSI circuits without
worrying about the optical design at all. Only minor
modification to existing design and simulation tools
that take into account the optical connections would
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be needed, since application designers will not be
engaged in optical design but merely in ordinary
VLSI design. The modified design tools should sim-
ply account for the existence of global optical paths
while routing the circuits in the most efficient way
possible ~the layout problem!, and the modified sim-
ulation tools should be able to account for the delays,
energy requirements, and parasitic effects associated
with the optical interconnections.
It should be possible for foundries to provide a se-
ries of standard platforms with a choice of total sili-
con circuitry and number of optical connections,
together with a complete map of the optical wiring
provided, and software tools. Customers can then
design and simulate systems and submit their VLSI
layouts, on the basis of which the foundry can man-
ufacture for them a packaged system. ~At a later
stage, it might also be possible to offer field-
programmable semicustom platforms in the form of
gate arrays or the like.! The most important point
here is that the optics are always fixed and not sub-
ject to design by the customer. ~It is perhaps worth
restating one of the results of Ref. 1: We do not lose
much by giving up the freedom of being able to realize
arbitrary interconnection patterns, so there is no sig-
nificant price to pay for hardwiring the optics.! The
fact that customers do not have to worry about optical
design but only about the VLSI design of circuits
should make the whole idea of optoelectronic comput-
ing seem much less esoteric and more attainable.
6. Conclusion
It is clear that large arrays of fast and low-energy
optical devices integrated with established electronic
technology and interconnected with free-space optics
has large computational power in the raw sense, but
realizing this potential may not be so easy. The dif-
ficulty stems from the fact that a whole system of
paradigms and levels of abstraction has been con-
structed around the capabilities and limitations of
purely electronic systems, and the dominance of this
system resists the introduction of a new technology
with completely different capabilities and limita-
tions. There does not seem to be much point in try-
ing to build an optical microprocessor, and the user-
level improvements obtained by replacement of the
longer wires in conventional systems with optics may
be limited. On the other hand, starting with an ar-
ray of smart pixels, we are too many levels of abstrac-
tion away from being able to write a program that
plays chess. Clearly, considerable research is
needed to determine how optoelectronic computing
systems should be contemplated and to develop plat-
forms that could guide future efforts.
The foundation architecture we have argued for is
depicted in Fig. 5. It consists of an array of primitive
electronic elements lying in a plane, with a certain
number of optical inputs and outputs corresponding
to each element. The power dissipated by these el-
ements is removed by fluid convection, with the paths
of fluid flow perpendicular to the device plane. The
thickness of the coolant paths is chosen according to
5704 APPLIED OPTICS y Vol. 36, No. 23 y 10 August 1997the analysis in Ref. 4. The optical interconnection
system provides regular global interconnections
~such as the perfect shuffle or the most significant
stage of the Banyan! among the optical pixels, per-
haps by use of a nearly space-invariant optical sys-
tem, as described in Refs. 6, 9, 12, 13, and 16 and
shown in Fig. 4. What we have purported to show in
this study is that, provided we use this type of archi-
tecture properly by employing the appropriate algo-
rithm and so forth, no other architecture can do much
better. We believe that development of the applica-
tion platforms we have proposed on the basis of our
foundation architecture will constitute promising
and fruitful avenues for further research.
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